Recent Features
- Using combinatorial science to qualify new processes and materials 12/01/2008
- III-V MOSFETs for future CMOS transistor applications 12/01/2008
- High-k etch performance for next-generation logic gate stacks 12/01/2008
- Featured Products 12/01/2008
- Product News 12/01/2008
Recent Products
- Allegheny 12/01/2008
- FPS5300 12/01/2008
- Orion single-wafer cleaning system 12/01/2008
- S300 atomic layer deposition system 12/01/2008
- Twinscan NXTS 12/01/2008
Related White Papers
-
New Encapsulated Piezo Actuators for High-Reliability Applications in the Semiconductor Industry
12/01/2008
-
Piezo Flexure Nanopositioning Stages and Scanners For Surface Metrology & Nanolithography
12/01/2008
-
Sub-Nanometer Precision Hybrid Positioning Systems for Vertical Inspection Tools in Nanotechnology and Semiconductors
12/01/2008
-
S/TEM: TrueCrystal Combines With S/TEM Systems For Automated Strain Analysis with Less Stress
12/01/2008
US, Korea scientists make hybrid nanowire memory devices
Date: June, 2007
June 11, 2007 - Researchers from the National Institute of Standards and Technology (NIST), George Mason U., and Korea's Kwangwoon U. have fabricated a hybrid memory device incorporating both silicon nanowires and nonvolatile semiconductor-oxide-nitride-oxide-semiconductor (SONOS) technology, which they suggest is more reliable than other nanowire-based memory devices.
Describing their work, the scientists say the nanowires were grown onto a layered oxide-nitride-oxide substrate. A positive applied voltage causes electrons to tunnel down from the wires into the substrate, which gives it charge; a negative voltage causes the electrons to tunnel back up into the wires. When fully charged each nanowire device stores a single bit of information (0 of 1 depending on the electrons' position), and information is read with no voltage present.
The researchers say the combination of "excellent electronic properties" of nanowires with SONOS gives the device characteristics that are promising for nonvolatile memory applications -- it has simple read, write, and erase capabilities, has a large memory window (indicating good memory retention and high resistance to outside voltages, ), and has a large on/off current ratio to distinguish between the 0 and 1 states. It also promises better stability at higher temperatures and easier integration into existing chip fabrication technology than other proposals for nanowire-based memory devices, NIST says.


