Recent Features
- ISMI targets non-product wafer reduction 10/01/2008
- Redefining semiconductor industry R&D 10/01/2008
- Accelerating productivity: key to industry prosperity 10/01/2008
- Accelerating productivity: key to industry prosperity 10/01/2008
- Strategies for energy reduction in semiconductor manufacturing 10/01/2008
Recent Products
- Agile Automation 09/01/2008
- HiPace 09/01/2008
- PE-200-RIE Convertible 09/01/2008
- TEMography Suite 09/01/2008
- PrecisionWoRx VX4 09/01/2008
Tezzaron, Chartered working on 2D "iRAM" hybrid, 3D ICs to come
Date: June, 2007
June 12, 2007 - Tezzaron Semiconductor says it is ramping its 2D "3T-iRAM" line of 72Mbit memory devices at Singapore foundry Chartered Semiconductor on the foundry's 0.13-micron process technology, claiming the technology mimics today's' fastest SRAM with better speed and reliability and less power usage.
The two said they worked closely to improve the technology's manufacturability and reduce manufacturing costs. "Chartered's capabilities have been instrumental in implementing them with the reliability and cost model we require," said JT Ayers, CEO of Tezzaron, in a statement.
Meanwhile, the two firms are also moving ahead to develop 3D-ICs using Tezzaron's process of building hundreds of thousands of embedded through-silicon vias dubbed "super contacts" into the circuitry on each wafer (instead of just connecting at the I/O). The wafers are then aligned, bonded, thinned, and diced.
First plans are to double-stack the 72Mbit devices to create a 144Mbit SRAM "drop-in" replacement. Eventually, they will offer many types of 3D IC memories in two, three, and up to five layers using the TSV technique, which Tezzaron claims enables ultrahigh capacity devices and "chips with built-in repair capabilities."


